Skip to content

Commit bb41bb6

Browse files
PokhodenkoSADiptorup Deb
andauthored
Rename PyDPPL to dpCtl in all visible places (#104)
* Rename readme and headers * Fix left over places where DPPL/PyDPPL was used in comments. Co-authored-by: Diptorup Deb <[email protected]>
1 parent 451ca50 commit bb41bb6

40 files changed

+76
-76
lines changed

README.md

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -32,9 +32,9 @@ conda build --croot=C:/tmp conda-recipe
3232
conda install dpctl
3333
```
3434

35-
Using PyDPPL
36-
============
37-
PyDPPL relies on SYCL runtime. With Intel oneAPI installed you should activate it.
35+
Using dpCtl
36+
===========
37+
dpCtl relies on DPC++ runtime. With Intel oneAPI installed you should activate it.
3838

3939
On Windows:
4040
```cmd

backends/CMakeLists.txt

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
cmake_minimum_required(VERSION 3.3.2 FATAL_ERROR)
2-
project("PyDPPL - A lightweight SYCL wrapper for Python")
2+
project("dpCtl - A lightweight SYCL wrapper for Python")
33

44
# The function checks is DPCPP_ROOT is valid and points to a dpcpp installation
55
function (check_for_dpcpp)
@@ -185,7 +185,7 @@ foreach(HEADER ${HEADERS})
185185
install(FILES "${HEADER}" DESTINATION include/Support)
186186
endforeach()
187187

188-
# Enable to build the PyDPPL backend test cases
188+
# Enable to build the dpCtl backend test cases
189189
add_subdirectory(tests)
190190

191191
# Todo : Add build rules for doxygen

backends/include/Support/CBindingWrapping.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
//===----- Support/CBindingWrapping.h - DPPL-SYCL interface --*-- C ---*---===//
22
//
3-
// Python Data Parallel Processing Library (PyDPPL)
3+
// Data Parallel Control Library (dpCtl)
44
//
55
// Copyright 2020 Intel Corporation
66
//

backends/include/Support/DllExport.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
//===---------- Support/DllExport.h - DPPL-SYCL interface ---*--- C ---*---===//
22
//
3-
// Python Data Parallel Processing Library (PyDPPL)
3+
// Data Parallel Control Library (dpCtl)
44
//
55
// Copyright 2020 Intel Corporation
66
//

backends/include/Support/ExternC.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
//===------------ Support/ExternC.h - DPPL-SYCL interface ---*--- C ---*---===//
22
//
3-
// Python Data Parallel Processing Library (PyDPPL)
3+
// Data Parallel Control Library (dpCtl)
44
//
55
// Copyright 2020 Intel Corporation
66
//

backends/include/Support/MemOwnershipAttrs.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
//===----- dppl_mem_ownership_attrs.h - DPPL-SYCL interface --*-- C++ --*--===//
22
//
3-
// Python Data Parallel Processing Library (PyDPPL)
3+
// Data Parallel Control Library (dpCtl)
44
//
55
// Copyright 2020 Intel Corporation
66
//

backends/include/dppl_data_types.h

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
1-
//===---------- dppl_data_types.h - DPPL-SYCL interface ----*---- C ---*---===//
1+
//===------------------ dppl_data_types.h - dpctl-C_API ----*---- C ---*---===//
22
//
3-
// Python Data Parallel Processing Library (PyDPPL)
3+
// Data Parallel Control Library (dpCtl)
44
//
55
// Copyright 2020 Intel Corporation
66
//

backends/include/dppl_opencl_interface.h

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
1-
//===-- dppl_opencl_interface.h - DPPL-OpenCL interface -------*- C -*-----===//
1+
//===------------ dppl_opencl_interface.h - dpctl-C_API -------*- C -*-----===//
22
//
3-
// Python Data Parallel Processing Library (PyDPPL)
3+
// Data Parallel Control Library (dpCtl)
44
//
55
// Copyright 2020 Intel Corporation
66
//

backends/include/dppl_sycl_context_interface.h

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
1-
//===--- dppl_sycl_context_interface.h - DPPL-SYCL interface --*--C++ --*--===//
1+
//===----------- dppl_sycl_context_interface.h - dpctl-C_API --*--C++ --*--===//
22
//
3-
// Python Data Parallel Processing Library (PyDPPL)
3+
// Data Parallel Control Library (dpCtl)
44
//
55
// Copyright 2020 Intel Corporation
66
//

backends/include/dppl_sycl_device_interface.h

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
1-
//===--- dppl_sycl_device_interface.h - DPPL-SYCL interface ---*---C++ -*---===//
1+
//===---------- dppl_sycl_device_interface.h - dpctl-C_API ---*---C++ -*---===//
22
//
3-
// Python Data Parallel Processing Library (PyDPPL)
3+
// Data Parallel Control Library (dpCtl)
44
//
55
// Copyright 2020 Intel Corporation
66
//

0 commit comments

Comments
 (0)