Skip to content

Commit 0d3fafd

Browse files
authored
Rename shuffles (WebAssembly#84)
1 parent fa8af5f commit 0d3fafd

File tree

4 files changed

+12
-12
lines changed

4 files changed

+12
-12
lines changed

proposals/simd/BinarySIMD.md

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -23,7 +23,7 @@ instr ::= ...
2323
```
2424

2525
Some SIMD instructions have additional immediate operands following `simdop`.
26-
The `v8x16.shuffle2_imm` instruction has 16 bytes after `simdop`.
26+
The `v8x16.shuffle` instruction has 16 bytes after `simdop`.
2727

2828
| Instruction | `simdop` | Immediate operands |
2929
| --------------------------|---------:|--------------------|
@@ -166,8 +166,8 @@ The `v8x16.shuffle2_imm` instruction has 16 bytes after `simdop`.
166166
| `f32x4.convert_u/i32x4` | `0xb0`| - |
167167
| `f64x2.convert_s/i64x2` | `0xb1`| - |
168168
| `f64x2.convert_u/i64x2` | `0xb2`| - |
169-
| `v8x16.shuffle1` | `0xc0`| - |
170-
| `v8x16.shuffle2_imm` | `0xc1`| s:LaneIdx32[16] |
169+
| `v8x16.swizzle` | `0xc0`| - |
170+
| `v8x16.shuffle` | `0xc1`| s:LaneIdx32[16] |
171171
| `i8x16.load_splat` | `0xc2`| - |
172172
| `i16x8.load_splat` | `0xc3`| - |
173173
| `i32x4.load_splat` | `0xc4`| - |

proposals/simd/ImplementationStatus.md

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -143,8 +143,8 @@
143143
| `f32x4.convert_u/i32x4` | `-msimd128` | :heavy_check_mark: | :heavy_check_mark: | :heavy_check_mark: |
144144
| `f64x2.convert_s/i64x2` | `-munimplemented-simd128` | | :heavy_check_mark: | :heavy_check_mark: |
145145
| `f64x2.convert_u/i64x2` | `-munimplemented-simd128` | | :heavy_check_mark: | :heavy_check_mark: |
146-
| `v8x16.shuffle1` | | | :heavy_check_mark: | |
147-
| `v8x16.shuffle2_imm` | | | :heavy_check_mark: | :heavy_check_mark: |
146+
| `v8x16.swizzle` | | | :heavy_check_mark: | |
147+
| `v8x16.shuffle` | | | :heavy_check_mark: | :heavy_check_mark: |
148148

149149
[1] Tip of tree LLVM as of April 24, 2019
150150

proposals/simd/SIMD.md

Lines changed: 5 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -285,7 +285,7 @@ The input lane value, `x`, is interpreted the same way as for the splat
285285
instructions. For the `i8` and `i16` lanes, the high bits of `x` are ignored.
286286

287287
### Shuffling using immediate indices
288-
* `v8x16.shuffle2_imm(a: v128, b: v128, imm: ImmLaneIdx32[16]) -> v128`
288+
* `v8x16.shuffle(a: v128, b: v128, imm: ImmLaneIdx32[16]) -> v128`
289289

290290
Returns a new vector with lanes selected from the lanes of the two input vectors
291291
`a` and `b` specified in the 16 byte wide immediate mode operand `imm`. This
@@ -294,7 +294,7 @@ return. The indices `i` in range `[0, 15]` select the `i`-th element of `a`. The
294294
indices in range `[16, 31]` select the `i - 16`-th element of `b`.
295295

296296
```python
297-
def S.shuffle2_imm(a, b, s):
297+
def S.shuffle(a, b, s):
298298
result = S.New()
299299
for i in range(S.Lanes):
300300
if s[i] < S.lanes:
@@ -304,16 +304,16 @@ def S.shuffle2_imm(a, b, s):
304304
return result
305305
```
306306

307-
### Shuffling using variable indices
308-
* `v8x16.shuffle1(a: v128, s: v128) -> v128`
307+
### Swizzling using variable indices
308+
* `v8x16.swizzle(a: v128, s: v128) -> v128`
309309

310310
Returns a new vector with lanes selected from the lanes of the first input
311311
vector `a` specified in the second input vector `s`. The indices `i` in range
312312
`[0, 15]` select the `i`-th element of `a`. For indices outside of the range
313313
the resulting lane is 0.
314314

315315
```python
316-
def S.shuffle1(a, s):
316+
def S.swizzle(a, s):
317317
result = S.New()
318318
for i in range(S.Lanes):
319319
if s[i] < S.lanes:

proposals/simd/TextSIMD.md

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -20,8 +20,8 @@ The canonical text format used for printing `v128.const` instructions is
2020
v128.const i32x4 0xNNNNNNNN 0xNNNNNNNN 0xNNNNNNNN 0xNNNNNNNN
2121
```
2222

23-
### v8x16.shuffle2_imm
23+
### v8x16.shuffle
2424

2525
```
26-
v8x16.shuffle2_imm i5 i5 i5 i5 i5 i5 i5 i5 i5 i5 i5 i5 i5 i5 i5 i5
26+
v8x16.shuffle i5 i5 i5 i5 i5 i5 i5 i5 i5 i5 i5 i5 i5 i5 i5 i5
2727
```

0 commit comments

Comments
 (0)