Skip to content

Commit d006d83

Browse files
me-no-devme-no-dev
committed
Add missing LDs
1 parent 9802cf9 commit d006d83

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

62 files changed

+11741
-1
lines changed

‎tools/sdk/esp32/ld/esp32.peripherals.ld

Lines changed: 41 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,41 @@
1+
/*
2+
* SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
PROVIDE ( UART0 = 0x3ff40000 );
7+
PROVIDE ( SPI1 = 0x3ff42000 );
8+
PROVIDE ( SPI0 = 0x3ff43000 );
9+
PROVIDE ( GPIO = 0x3ff44000 );
10+
PROVIDE ( SDM = 0x3ff44f00 );
11+
PROVIDE ( RTCCNTL = 0x3ff48000 );
12+
PROVIDE ( RTCIO = 0x3ff48400 );
13+
PROVIDE ( SENS = 0x3ff48800 );
14+
PROVIDE ( HINF = 0x3ff4B000 );
15+
PROVIDE ( UHCI1 = 0x3ff4C000 );
16+
PROVIDE ( I2S0 = 0x3ff4F000 );
17+
PROVIDE ( UART1 = 0x3ff50000 );
18+
PROVIDE ( I2C0 = 0x3ff53000 );
19+
PROVIDE ( UHCI0 = 0x3ff54000 );
20+
PROVIDE ( HOST = 0x3ff55000 );
21+
PROVIDE ( RMT = 0x3ff56000 );
22+
PROVIDE ( RMTMEM = 0x3ff56800 );
23+
PROVIDE ( PCNT = 0x3ff57000 );
24+
PROVIDE ( SLC = 0x3ff58000 );
25+
PROVIDE ( LEDC = 0x3ff59000 );
26+
PROVIDE ( EFUSE = 0x3ff5A000 );
27+
PROVIDE ( MCPWM0 = 0x3ff5E000 );
28+
PROVIDE ( TIMERG0 = 0x3ff5F000 );
29+
PROVIDE ( TIMERG1 = 0x3ff60000 );
30+
PROVIDE ( SPI2 = 0x3ff64000 );
31+
PROVIDE ( SPI3 = 0x3ff65000 );
32+
PROVIDE ( SYSCON = 0x3ff66000 );
33+
PROVIDE ( I2C1 = 0x3ff67000 );
34+
PROVIDE ( SDMMC = 0x3ff68000 );
35+
PROVIDE ( EMAC_DMA = 0x3ff69000 );
36+
PROVIDE ( EMAC_EXT = 0x3ff69800 );
37+
PROVIDE ( EMAC_MAC = 0x3ff6A000 );
38+
PROVIDE ( TWAI = 0x3ff6B000 );
39+
PROVIDE ( MCPWM1 = 0x3ff6C000 );
40+
PROVIDE ( I2S1 = 0x3ff6D000 );
41+
PROVIDE ( UART2 = 0x3ff6E000 );

‎tools/sdk/esp32/ld/esp32.rom.api.ld

Lines changed: 52 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,52 @@
1+
/**
2+
* ROM APIs
3+
*/
4+
PROVIDE ( esp_rom_crc32_le = crc32_le );
5+
PROVIDE ( esp_rom_crc16_le = crc16_le );
6+
PROVIDE ( esp_rom_crc8_le = crc8_le );
7+
PROVIDE ( esp_rom_crc32_be = crc32_be );
8+
PROVIDE ( esp_rom_crc16_be = crc16_be );
9+
PROVIDE ( esp_rom_crc8_be = crc8_be );
10+
11+
PROVIDE ( esp_rom_gpio_pad_select_gpio = gpio_pad_select_gpio );
12+
PROVIDE ( esp_rom_gpio_pad_pullup_only = gpio_pad_pullup );
13+
PROVIDE ( esp_rom_gpio_pad_set_drv = gpio_pad_set_drv );
14+
PROVIDE ( esp_rom_gpio_pad_unhold = gpio_pad_unhold );
15+
PROVIDE ( esp_rom_gpio_connect_in_signal = gpio_matrix_in );
16+
PROVIDE ( esp_rom_gpio_connect_out_signal = gpio_matrix_out );
17+
18+
PROVIDE ( esp_rom_efuse_mac_address_crc8 = esp_crc8 );
19+
PROVIDE ( esp_rom_efuse_get_flash_gpio_info = ets_efuse_get_spiconfig );
20+
PROVIDE ( esp_rom_efuse_is_secure_boot_enabled = ets_efuse_secure_boot_enabled );
21+
22+
PROVIDE ( esp_rom_uart_flush_tx = uart_tx_flush );
23+
PROVIDE ( esp_rom_uart_tx_one_char = uart_tx_one_char );
24+
PROVIDE ( esp_rom_uart_tx_wait_idle = uart_tx_wait_idle );
25+
PROVIDE ( esp_rom_uart_rx_one_char = uart_rx_one_char );
26+
PROVIDE ( esp_rom_uart_rx_string = UartRxString );
27+
PROVIDE ( esp_rom_uart_set_as_console = uart_tx_switch );
28+
PROVIDE ( esp_rom_uart_putc = ets_write_char_uart );
29+
30+
/* wpa_supplicant re-implements the MD5 functions: MD5Init, MD5Update, MD5Final */
31+
/* so here we directly assign the symbols with the ROM API address */
32+
PROVIDE ( esp_rom_md5_init = 0x4005da7c );
33+
PROVIDE ( esp_rom_md5_update = 0x4005da9c );
34+
PROVIDE ( esp_rom_md5_final = 0x4005db1c );
35+
36+
PROVIDE ( esp_rom_software_reset_system = software_reset );
37+
PROVIDE ( esp_rom_software_reset_cpu = software_reset_cpu );
38+
39+
PROVIDE ( esp_rom_printf = ets_printf );
40+
PROVIDE ( esp_rom_delay_us = ets_delay_us );
41+
PROVIDE ( esp_rom_install_uart_printf = ets_install_uart_printf );
42+
PROVIDE ( esp_rom_get_reset_reason = rtc_get_reset_reason );
43+
PROVIDE ( esp_rom_route_intr_matrix = intr_matrix_set );
44+
PROVIDE ( esp_rom_get_cpu_ticks_per_us = ets_get_cpu_frequency );
45+
46+
PROVIDE ( esp_rom_spiflash_set_bp = esp_rom_spiflash_lock );
47+
PROVIDE ( esp_rom_spiflash_write_enable = SPI_write_enable);
48+
49+
PROVIDE ( esp_rom_regi2c_read = rom_i2c_readReg );
50+
PROVIDE ( esp_rom_regi2c_read_mask = rom_i2c_readReg_Mask );
51+
PROVIDE ( esp_rom_regi2c_write = rom_i2c_writeReg );
52+
PROVIDE ( esp_rom_regi2c_write_mask = rom_i2c_writeReg_Mask );

‎tools/sdk/esp32/ld/esp32.rom.eco3.ld

Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,10 @@
1+
/*
2+
ESP32 ECO3 ROM address table
3+
Secure Boot Version 2 API's imported from the ROM
4+
*/
5+
PROVIDE ( ets_secure_boot_verify_signature = 0x4006543c);
6+
PROVIDE ( ets_secure_boot_verify_boot_bootloader = 0x400655ec);
7+
PROVIDE ( ets_use_secure_boot_v2 = 0x4000f8d4);
8+
PROVIDE ( ets_rsa_pss_verify = 0x40065310);
9+
PROVIDE ( ets_mgf1_sha256 = 0x400651a8);
10+
PROVIDE ( ets_emsa_pss_verify = 0x4006520c);

0 commit comments

Comments
 (0)