Skip to content

Commit 40fe9c1

Browse files
author
Jiang Jiang Jian
committed
Merge branch 'change/ble_update_lib_20250103_v5.1' into 'release/v5.1'
change(ble): [AUTO_MR] 20250103 - Update ESP BLE Controller Lib (v5.1) See merge request espressif/esp-idf!36370
2 parents 9a2af99 + 7ac4669 commit 40fe9c1

File tree

12 files changed

+136
-34
lines changed

12 files changed

+136
-34
lines changed

‎components/bt/CMakeLists.txt

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -802,7 +802,7 @@ if(CONFIG_BT_ENABLED)
802802
if(CONFIG_IDF_TARGET_ESP32C6)
803803
add_prebuilt_library(libble_app "controller/lib_${target}/${target}-bt-lib/esp32c6/libble_app.a")
804804
else()
805-
if(CONFIG_BT_CTRL_RUN_IN_FLASH_ONLY)
805+
if(CONFIG_BT_CTRL_RUN_IN_FLASH_ONLY AND CONFIG_IDF_TARGET_ESP32C2)
806806
add_prebuilt_library(libble_app "controller/lib_${target}/${target}-bt-lib/libble_app_flash.a")
807807
else()
808808
add_prebuilt_library(libble_app "controller/lib_${target}/${target}-bt-lib/libble_app.a")

‎components/bt/controller/esp32c2/bt.c

Lines changed: 24 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
/*
2-
* SPDX-FileCopyrightText: 2015-2024 Espressif Systems (Shanghai) CO LTD
2+
* SPDX-FileCopyrightText: 2015-2025 Espressif Systems (Shanghai) CO LTD
33
*
44
* SPDX-License-Identifier: Apache-2.0
55
*/
@@ -1145,9 +1145,17 @@ esp_err_t esp_ble_tx_power_set(esp_ble_power_type_t power_type, esp_power_level_
11451145

11461146
switch (power_type) {
11471147
case ESP_BLE_PWR_TYPE_DEFAULT:
1148+
if (ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0, power_level) == 0) {
1149+
stat = ESP_OK;
1150+
}
1151+
break;
11481152
case ESP_BLE_PWR_TYPE_ADV:
1153+
if (ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_ADV, 0xFF, power_level) == 0) {
1154+
stat = ESP_OK;
1155+
}
1156+
break;
11491157
case ESP_BLE_PWR_TYPE_SCAN:
1150-
if (ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0, power_level) == 0) {
1158+
if (ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_SCAN, 0, power_level) == 0) {
11511159
stat = ESP_OK;
11521160
}
11531161
break;
@@ -1177,9 +1185,13 @@ esp_err_t esp_ble_tx_power_set_enhanced(esp_ble_enhanced_power_type_t power_type
11771185
esp_err_t stat = ESP_FAIL;
11781186
switch (power_type) {
11791187
case ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT:
1188+
if (ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0, power_level) == 0) {
1189+
stat = ESP_OK;
1190+
}
1191+
break;
11801192
case ESP_BLE_ENHANCED_PWR_TYPE_SCAN:
11811193
case ESP_BLE_ENHANCED_PWR_TYPE_INIT:
1182-
if (ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0, power_level) == 0) {
1194+
if (ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_SCAN, 0, power_level) == 0) {
11831195
stat = ESP_OK;
11841196
}
11851197
break;
@@ -1202,11 +1214,15 @@ esp_power_level_t esp_ble_tx_power_get(esp_ble_power_type_t power_type)
12021214
int tx_level = 0;
12031215

12041216
switch (power_type) {
1205-
case ESP_BLE_PWR_TYPE_ADV:
1206-
case ESP_BLE_PWR_TYPE_SCAN:
12071217
case ESP_BLE_PWR_TYPE_DEFAULT:
12081218
tx_level = ble_txpwr_get(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0);
12091219
break;
1220+
case ESP_BLE_PWR_TYPE_ADV:
1221+
tx_level = ble_txpwr_get(ESP_BLE_ENHANCED_PWR_TYPE_ADV, 0);
1222+
break;
1223+
case ESP_BLE_PWR_TYPE_SCAN:
1224+
tx_level = ble_txpwr_get(ESP_BLE_ENHANCED_PWR_TYPE_SCAN, 0);
1225+
break;
12101226
case ESP_BLE_PWR_TYPE_CONN_HDL0:
12111227
case ESP_BLE_PWR_TYPE_CONN_HDL1:
12121228
case ESP_BLE_PWR_TYPE_CONN_HDL2:
@@ -1235,9 +1251,11 @@ esp_power_level_t esp_ble_tx_power_get_enhanced(esp_ble_enhanced_power_type_t po
12351251

12361252
switch (power_type) {
12371253
case ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT:
1254+
tx_level = ble_txpwr_get(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0);
1255+
break;
12381256
case ESP_BLE_ENHANCED_PWR_TYPE_SCAN:
12391257
case ESP_BLE_ENHANCED_PWR_TYPE_INIT:
1240-
tx_level = ble_txpwr_get(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0);
1258+
tx_level = ble_txpwr_get(ESP_BLE_ENHANCED_PWR_TYPE_SCAN, 0);
12411259
break;
12421260
case ESP_BLE_ENHANCED_PWR_TYPE_ADV:
12431261
case ESP_BLE_ENHANCED_PWR_TYPE_CONN:

‎components/bt/controller/esp32c6/Kconfig.in

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -697,3 +697,11 @@ config BT_LE_CTRL_CHECK_CONNECT_IND_ACCESS_ADDRESS
697697
Enabling this option will add stricter verification of the Access Address in the CONNECT_IND PDU.
698698
This improves security by ensuring that only connection requests with valid Access Addresses are accepted.
699699
If disabled, only basic checks are applied, improving compatibility.
700+
701+
config BT_CTRL_RUN_IN_FLASH_ONLY
702+
bool "Reduce BLE IRAM usage (READ DOCS FIRST) (EXPERIMENTAL)"
703+
default n
704+
help
705+
Move most IRAM into flash. This will increase the usage of flash and reduce ble performance.
706+
Because the code is moved to the flash, the execution speed of the code is reduced.
707+
To have a small impact on performance, you need to enable flash suspend (SPI_FLASH_AUTO_SUSPEND).

‎components/bt/controller/esp32c6/bt.c

Lines changed: 38 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
/*
2-
* SPDX-FileCopyrightText: 2015-2024 Espressif Systems (Shanghai) CO LTD
2+
* SPDX-FileCopyrightText: 2015-2025 Espressif Systems (Shanghai) CO LTD
33
*
44
* SPDX-License-Identifier: Apache-2.0
55
*/
@@ -131,6 +131,10 @@ extern void r_ble_lll_rfmgmt_set_sleep_cb(void *s_cb, void *w_cb, void *s_arg,
131131
extern void r_ble_rtc_wake_up_state_clr(void);
132132
extern int os_msys_init(void);
133133
extern void os_msys_deinit(void);
134+
#if CONFIG_BT_CTRL_RUN_IN_FLASH_ONLY
135+
extern void r_ble_ll_scan_start_time_init_compensation(uint32_t init_compensation);
136+
extern void r_priv_sdk_config_insert_proc_time_set(uint16_t insert_proc_time);
137+
#endif // CONFIG_BT_CTRL_RUN_IN_FLASH_ONLY
134138
#if CONFIG_FREERTOS_USE_TICKLESS_IDLE
135139
extern sleep_retention_entries_config_t *r_esp_ble_mac_retention_link_get(uint8_t *size, uint8_t extra);
136140
extern void r_esp_ble_set_wakeup_overhead(uint32_t overhead);
@@ -495,11 +499,13 @@ static int esp_ecc_gen_dh_key(const uint8_t *peer_pub_key_x, const uint8_t *peer
495499
return rc;
496500
}
497501

498-
static int esp_intr_alloc_wrapper(int source, int flags, intr_handler_t handler,
499-
void *arg, void **ret_handle_in)
502+
static int esp_intr_alloc_wrapper(int source, int flags, intr_handler_t handler, void *arg, void **ret_handle_in)
500503
{
501-
int rc = esp_intr_alloc(source, flags | ESP_INTR_FLAG_IRAM, handler,
502-
arg, (intr_handle_t *)ret_handle_in);
504+
#if CONFIG_BT_CTRL_RUN_IN_FLASH_ONLY
505+
int rc = esp_intr_alloc(source, flags, handler, arg, (intr_handle_t *)ret_handle_in);
506+
#else
507+
int rc = esp_intr_alloc(source, flags | ESP_INTR_FLAG_IRAM, handler, arg, (intr_handle_t *)ret_handle_in);
508+
#endif
503509
return rc;
504510
}
505511

@@ -1043,6 +1049,10 @@ esp_err_t esp_bt_controller_enable(esp_bt_mode_t mode)
10431049
coex_enable();
10441050
#endif // CONFIG_SW_COEXIST_ENABLE
10451051

1052+
#if CONFIG_BT_CTRL_RUN_IN_FLASH_ONLY
1053+
r_ble_ll_scan_start_time_init_compensation(500);
1054+
r_priv_sdk_config_insert_proc_time_set(500);
1055+
#endif // CONFIG_BT_CTRL_RUN_IN_FLASH_ONLY
10461056
if (r_ble_controller_enable(mode) != 0) {
10471057
ret = ESP_FAIL;
10481058
goto error;
@@ -1203,9 +1213,17 @@ esp_err_t esp_ble_tx_power_set(esp_ble_power_type_t power_type, esp_power_level_
12031213

12041214
switch (power_type) {
12051215
case ESP_BLE_PWR_TYPE_DEFAULT:
1216+
if (r_ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0, power_level) == 0) {
1217+
stat = ESP_OK;
1218+
}
1219+
break;
12061220
case ESP_BLE_PWR_TYPE_ADV:
1221+
if (r_ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_ADV, 0xFF, power_level) == 0) {
1222+
stat = ESP_OK;
1223+
}
1224+
break;
12071225
case ESP_BLE_PWR_TYPE_SCAN:
1208-
if (r_ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0, power_level) == 0) {
1226+
if (r_ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_SCAN, 0, power_level) == 0) {
12091227
stat = ESP_OK;
12101228
}
12111229
break;
@@ -1236,9 +1254,13 @@ esp_err_t esp_ble_tx_power_set_enhanced(esp_ble_enhanced_power_type_t power_type
12361254
esp_err_t stat = ESP_FAIL;
12371255
switch (power_type) {
12381256
case ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT:
1257+
if (r_ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0, power_level) == 0) {
1258+
stat = ESP_OK;
1259+
}
1260+
break;
12391261
case ESP_BLE_ENHANCED_PWR_TYPE_SCAN:
12401262
case ESP_BLE_ENHANCED_PWR_TYPE_INIT:
1241-
if (r_ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0, power_level) == 0) {
1263+
if (r_ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_SCAN, 0, power_level) == 0) {
12421264
stat = ESP_OK;
12431265
}
12441266
break;
@@ -1261,11 +1283,15 @@ esp_power_level_t esp_ble_tx_power_get(esp_ble_power_type_t power_type)
12611283
int tx_level = 0;
12621284

12631285
switch (power_type) {
1264-
case ESP_BLE_PWR_TYPE_ADV:
1265-
case ESP_BLE_PWR_TYPE_SCAN:
12661286
case ESP_BLE_PWR_TYPE_DEFAULT:
12671287
tx_level = r_ble_txpwr_get(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0);
12681288
break;
1289+
case ESP_BLE_PWR_TYPE_ADV:
1290+
tx_level = r_ble_txpwr_get(ESP_BLE_ENHANCED_PWR_TYPE_ADV, 0);
1291+
break;
1292+
case ESP_BLE_PWR_TYPE_SCAN:
1293+
tx_level = r_ble_txpwr_get(ESP_BLE_ENHANCED_PWR_TYPE_SCAN, 0);
1294+
break;
12691295
case ESP_BLE_PWR_TYPE_CONN_HDL0:
12701296
case ESP_BLE_PWR_TYPE_CONN_HDL1:
12711297
case ESP_BLE_PWR_TYPE_CONN_HDL2:
@@ -1295,9 +1321,11 @@ esp_power_level_t esp_ble_tx_power_get_enhanced(esp_ble_enhanced_power_type_t po
12951321

12961322
switch (power_type) {
12971323
case ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT:
1324+
tx_level = r_ble_txpwr_get(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0);
1325+
break;
12981326
case ESP_BLE_ENHANCED_PWR_TYPE_SCAN:
12991327
case ESP_BLE_ENHANCED_PWR_TYPE_INIT:
1300-
tx_level = r_ble_txpwr_get(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0);
1328+
tx_level = r_ble_txpwr_get(ESP_BLE_ENHANCED_PWR_TYPE_SCAN, 0);
13011329
break;
13021330
case ESP_BLE_ENHANCED_PWR_TYPE_ADV:
13031331
case ESP_BLE_ENHANCED_PWR_TYPE_CONN:

‎components/bt/controller/esp32h2/Kconfig.in

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -698,3 +698,11 @@ config BT_LE_CTRL_CHECK_CONNECT_IND_ACCESS_ADDRESS
698698
Enabling this option will add stricter verification of the Access Address in the CONNECT_IND PDU.
699699
This improves security by ensuring that only connection requests with valid Access Addresses are accepted.
700700
If disabled, only basic checks are applied, improving compatibility.
701+
702+
config BT_CTRL_RUN_IN_FLASH_ONLY
703+
bool "Reduce BLE IRAM usage (READ DOCS FIRST) (EXPERIMENTAL)"
704+
default n
705+
help
706+
Move most IRAM into flash. This will increase the usage of flash and reduce ble performance.
707+
Because the code is moved to the flash, the execution speed of the code is reduced.
708+
To have a small impact on performance, you need to enable flash suspend (SPI_FLASH_AUTO_SUSPEND).

‎components/bt/controller/esp32h2/bt.c

Lines changed: 37 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
/*
2-
* SPDX-FileCopyrightText: 2015-2024 Espressif Systems (Shanghai) CO LTD
2+
* SPDX-FileCopyrightText: 2015-2025 Espressif Systems (Shanghai) CO LTD
33
*
44
* SPDX-License-Identifier: Apache-2.0
55
*/
@@ -125,6 +125,10 @@ extern void r_ble_lll_rfmgmt_set_sleep_cb(void *s_cb, void *w_cb, void *s_arg,
125125
extern void r_ble_rtc_wake_up_state_clr(void);
126126
extern int os_msys_init(void);
127127
extern void os_msys_deinit(void);
128+
#if CONFIG_BT_CTRL_RUN_IN_FLASH_ONLY
129+
extern void r_ble_ll_scan_start_time_init_compensation(uint32_t init_compensation);
130+
extern void r_priv_sdk_config_insert_proc_time_set(uint16_t insert_proc_time);
131+
#endif // CONFIG_BT_CTRL_RUN_IN_FLASH_ONLY
128132
#if CONFIG_FREERTOS_USE_TICKLESS_IDLE
129133
extern sleep_retention_entries_config_t *r_esp_ble_mac_retention_link_get(uint8_t *size, uint8_t extra);
130134
extern void r_esp_ble_set_wakeup_overhead(uint32_t overhead);
@@ -495,8 +499,11 @@ static int esp_ecc_gen_dh_key(const uint8_t *peer_pub_key_x, const uint8_t *peer
495499
static int esp_intr_alloc_wrapper(int source, int flags, intr_handler_t handler,
496500
void *arg, void **ret_handle_in)
497501
{
498-
int rc = esp_intr_alloc(source, flags | ESP_INTR_FLAG_IRAM, handler,
499-
arg, (intr_handle_t *)ret_handle_in);
502+
#if CONFIG_BT_CTRL_RUN_IN_FLASH_ONLY
503+
int rc = esp_intr_alloc(source, flags, handler, arg, (intr_handle_t *)ret_handle_in);
504+
#else
505+
int rc = esp_intr_alloc(source, flags | ESP_INTR_FLAG_IRAM, handler, arg, (intr_handle_t *)ret_handle_in);
506+
#endif
500507
return rc;
501508
}
502509

@@ -1020,7 +1027,10 @@ esp_err_t esp_bt_controller_enable(esp_bt_mode_t mode)
10201027
#if CONFIG_SW_COEXIST_ENABLE
10211028
coex_enable();
10221029
#endif // CONFIG_SW_COEXIST_ENABLE
1023-
1030+
#if CONFIG_BT_CTRL_RUN_IN_FLASH_ONLY
1031+
r_ble_ll_scan_start_time_init_compensation(500);
1032+
r_priv_sdk_config_insert_proc_time_set(500);
1033+
#endif // CONFIG_BT_CTRL_RUN_IN_FLASH_ONLY
10241034
if (r_ble_controller_enable(mode) != 0) {
10251035
ret = ESP_FAIL;
10261036
goto error;
@@ -1181,9 +1191,17 @@ esp_err_t esp_ble_tx_power_set(esp_ble_power_type_t power_type, esp_power_level_
11811191

11821192
switch (power_type) {
11831193
case ESP_BLE_PWR_TYPE_DEFAULT:
1194+
if (r_ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0, power_level) == 0) {
1195+
stat = ESP_OK;
1196+
}
1197+
break;
11841198
case ESP_BLE_PWR_TYPE_ADV:
1199+
if (r_ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_ADV, 0xFF, power_level) == 0) {
1200+
stat = ESP_OK;
1201+
}
1202+
break;
11851203
case ESP_BLE_PWR_TYPE_SCAN:
1186-
if (r_ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0, power_level) == 0) {
1204+
if (r_ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_SCAN, 0, power_level) == 0) {
11871205
stat = ESP_OK;
11881206
}
11891207
break;
@@ -1214,9 +1232,13 @@ esp_err_t esp_ble_tx_power_set_enhanced(esp_ble_enhanced_power_type_t power_type
12141232
esp_err_t stat = ESP_FAIL;
12151233
switch (power_type) {
12161234
case ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT:
1235+
if (r_ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0, power_level) == 0) {
1236+
stat = ESP_OK;
1237+
}
1238+
break;
12171239
case ESP_BLE_ENHANCED_PWR_TYPE_SCAN:
12181240
case ESP_BLE_ENHANCED_PWR_TYPE_INIT:
1219-
if (r_ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0, power_level) == 0) {
1241+
if (r_ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_SCAN, 0, power_level) == 0) {
12201242
stat = ESP_OK;
12211243
}
12221244
break;
@@ -1239,11 +1261,15 @@ esp_power_level_t esp_ble_tx_power_get(esp_ble_power_type_t power_type)
12391261
int tx_level = 0;
12401262

12411263
switch (power_type) {
1242-
case ESP_BLE_PWR_TYPE_ADV:
1243-
case ESP_BLE_PWR_TYPE_SCAN:
12441264
case ESP_BLE_PWR_TYPE_DEFAULT:
12451265
tx_level = r_ble_txpwr_get(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0);
12461266
break;
1267+
case ESP_BLE_PWR_TYPE_ADV:
1268+
tx_level = r_ble_txpwr_get(ESP_BLE_ENHANCED_PWR_TYPE_ADV, 0);
1269+
break;
1270+
case ESP_BLE_PWR_TYPE_SCAN:
1271+
tx_level = r_ble_txpwr_get(ESP_BLE_ENHANCED_PWR_TYPE_SCAN, 0);
1272+
break;
12471273
case ESP_BLE_PWR_TYPE_CONN_HDL0:
12481274
case ESP_BLE_PWR_TYPE_CONN_HDL1:
12491275
case ESP_BLE_PWR_TYPE_CONN_HDL2:
@@ -1273,9 +1299,11 @@ esp_power_level_t esp_ble_tx_power_get_enhanced(esp_ble_enhanced_power_type_t po
12731299

12741300
switch (power_type) {
12751301
case ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT:
1302+
tx_level = r_ble_txpwr_get(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0);
1303+
break;
12761304
case ESP_BLE_ENHANCED_PWR_TYPE_SCAN:
12771305
case ESP_BLE_ENHANCED_PWR_TYPE_INIT:
1278-
tx_level = r_ble_txpwr_get(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0);
1306+
tx_level = r_ble_txpwr_get(ESP_BLE_ENHANCED_PWR_TYPE_SCAN, 0);
12791307
break;
12801308
case ESP_BLE_ENHANCED_PWR_TYPE_ADV:
12811309
case ESP_BLE_ENHANCED_PWR_TYPE_CONN:

‎components/bt/controller/lib_esp32c2/esp32c2-bt-lib

‎components/bt/controller/lib_esp32c6/esp32c6-bt-lib

‎components/bt/controller/lib_esp32h2/esp32h2-bt-lib

‎components/bt/linker_esp_ble_controller.lf

Lines changed: 13 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,8 +1,21 @@
1+
[sections:bt_iram_text]
2+
entries:
3+
.iram1+
4+
5+
[sections:high_perf_iram_text]
6+
entries:
7+
.high_perf_code_iram1+
8+
19
[scheme:bt_default]
210
entries:
311
bt_bss -> dram0_bss
412
bt_common -> dram0_bss
513
data -> dram0_data
14+
high_perf_iram_text -> iram0_text
15+
if BT_CTRL_RUN_IN_FLASH_ONLY = y:
16+
bt_iram_text -> flash_text
17+
else:
18+
bt_iram_text -> iram0_text
619

720
# For the following fragments, order matters for
821
# 'ALIGN(4) ALIGN(4, post) SURROUND(sym)', which generates:
@@ -27,7 +40,6 @@ entries:
2740
bt_common -> dram0_bss ALIGN(4) ALIGN(4, post) SURROUND(bt_common),
2841
data -> dram0_data ALIGN(4) ALIGN(4, post) SURROUND(bt_data)
2942

30-
3143
[mapping:ble_app]
3244
archive: libble_app.a
3345
entries:

‎components/esp_rom/esp32c2/ld/esp32c2.rom.ble-eco4.ld

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -192,7 +192,7 @@ r_ble_ll_conn_chk_csm_flags = 0x40000d48;
192192
r_ble_ll_conn_chk_phy_upd_start = 0x40000d4c;
193193
r_ble_ll_conn_comp_event_send = 0x40000d50;
194194
r_ble_ll_conn_connect_ind_pdu_make = 0x40000d54;
195-
r_ble_ll_conn_create = 0x40000d58;
195+
//r_ble_ll_conn_create = 0x40000d58;
196196
r_ble_ll_conn_create_cancel = 0x40000d5c;
197197
r_ble_ll_conn_created = 0x40000d60;
198198
r_ble_ll_conn_cth_flow_enable = 0x40000d64;
@@ -322,7 +322,7 @@ r_ble_ll_event_dbuf_overflow = 0x40000f50;
322322
r_ble_ll_event_send = 0x40000f54;
323323
r_ble_ll_event_tx_pkt = 0x40000f58;
324324
r_ble_ll_ext_adv_phy_mode_to_local_phy = 0x40000f5c;
325-
r_ble_ll_ext_conn_create = 0x40000f60;
325+
//r_ble_ll_ext_conn_create = 0x40000f60;
326326
r_ble_ll_ext_scan_parse_adv_info = 0x40000f64;
327327
r_ble_ll_ext_scan_parse_aux_ptr = 0x40000f68;
328328
r_ble_ll_flush_pkt_queue = 0x40000f6c;
@@ -706,7 +706,7 @@ r_ble_lll_conn_process_in_isr = 0x40001550;
706706
r_ble_lll_conn_recv_ack = 0x40001554;
707707
r_ble_lll_conn_recv_valid_packet = 0x40001558;
708708
r_ble_lll_conn_reset_pending_sched = 0x4000155c;
709-
r_ble_lll_conn_rx_pkt_isr = 0x40001560;
709+
//r_ble_lll_conn_rx_pkt_isr = 0x40001560;
710710
r_ble_lll_conn_sched_next_anchor = 0x40001564;
711711
r_ble_lll_conn_sched_next_event = 0x40001568;
712712
r_ble_lll_conn_set_slave_flow_control = 0x4000156c;

0 commit comments

Comments
 (0)