Skip to content

Commit 6f6fa70

Browse files
committed
[X86] Rename IsLaneZeroOrUndef variables
1 parent dcc3abd commit 6f6fa70

File tree

1 file changed

+5
-5
lines changed

1 file changed

+5
-5
lines changed

llvm/lib/Target/X86/X86ISelLowering.cpp

Lines changed: 5 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -28510,15 +28510,15 @@ static SDValue LowerMUL(SDValue Op, const X86Subtarget &Subtarget,
2851028510
// Don't do this if we only need to unpack one half.
2851128511
if (Subtarget.hasSSSE3() &&
2851228512
ISD::isBuildVectorOfConstantSDNodes(B.getNode())) {
28513-
bool IsLoLaneZeroOrUndef = true;
28514-
bool IsHiLaneZeroOrUndef = true;
28513+
bool IsLoLaneAllZeroOrUndef = true;
28514+
bool IsHiLaneAllZeroOrUndef = true;
2851528515
for (auto [Idx, Val] : enumerate(B->ops())) {
2851628516
if ((Idx % NumEltsPerLane) >= (NumEltsPerLane / 2))
28517-
IsHiLaneZeroOrUndef &= isNullConstantOrUndef(Val);
28517+
IsHiLaneAllZeroOrUndef &= isNullConstantOrUndef(Val);
2851828518
else
28519-
IsLoLaneZeroOrUndef &= isNullConstantOrUndef(Val);
28519+
IsLoLaneAllZeroOrUndef &= isNullConstantOrUndef(Val);
2852028520
}
28521-
if (!(IsLoLaneZeroOrUndef || IsHiLaneZeroOrUndef)) {
28521+
if (!(IsLoLaneAllZeroOrUndef || IsHiLaneAllZeroOrUndef)) {
2852228522
SDValue Mask = DAG.getBitcast(VT, DAG.getConstant(0x00FF, dl, ExVT));
2852328523
SDValue BLo = DAG.getNode(ISD::AND, dl, VT, Mask, B);
2852428524
SDValue BHi = DAG.getNode(X86ISD::ANDNP, dl, VT, Mask, B);

0 commit comments

Comments
 (0)