Skip to content

Commit e8cb377

Browse files
committed
Rebase and update test case
1 parent 8d9daf6 commit e8cb377

File tree

1 file changed

+6
-2
lines changed

1 file changed

+6
-2
lines changed

llvm/test/Transforms/LoopVectorize/RISCV/vplan-vp-intrinsics-reduction.ll

Lines changed: 6 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -65,9 +65,13 @@ define i32 @reduction(ptr %a, i64 %n, i32 %start) {
6565
; IF-EVL-OUTLOOP-EMPTY:
6666
; IF-EVL-OUTLOOP-NEXT: scalar.ph:
6767
; IF-EVL-OUTLOOP-NEXT: EMIT vp<[[RED_RESUME:%.+]]> = resume-phi vp<[[RDX]]>, ir<%start>
68-
; IF-EVL-OUTLOOP-NEXT: No successors
68+
; IF-EVL-OUTLOOP-NEXT: Successor(s): ir-bb<for.body>
6969
; IF-EVL-OUTLOOP-EMPTY:
70-
; IF-EVL-OUTLOOP-NEXT: Live-out i32 %rdx = vp<[[RED_RESUME]]>
70+
; IF-EVL-OUTLOOP-NEXT: ir-bb<for.body>:
71+
; IF-EVL-OUTLOOP-NEXT: IR %iv = phi i64 [ 0, %entry ], [ %iv.next, %for.body ]
72+
; IF-EVL-OUTLOOP-NEXT: IR %rdx = phi i32 [ %start, %entry ], [ %add, %for.body ]
73+
; IF-EVL-OUTLOOP: IR %exitcond.not = icmp eq i64 %iv.next, %n
74+
; IF-EVL-OUTLOOP-NEXT: No successors
7175
; IF-EVL-OUTLOOP-NEXT: }
7276
;
7377

0 commit comments

Comments
 (0)