Skip to content

Commit 180459b

Browse files
committed
[X86] Rename IsLaneZeroOrUndef variables
1 parent 6ae75c2 commit 180459b

File tree

1 file changed

+5
-5
lines changed

1 file changed

+5
-5
lines changed

llvm/lib/Target/X86/X86ISelLowering.cpp

Lines changed: 5 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -28512,15 +28512,15 @@ static SDValue LowerMUL(SDValue Op, const X86Subtarget &Subtarget,
2851228512
// Don't do this if we only need to unpack one half.
2851328513
if (Subtarget.hasSSSE3() &&
2851428514
ISD::isBuildVectorOfConstantSDNodes(B.getNode())) {
28515-
bool IsLoLaneZeroOrUndef = true;
28516-
bool IsHiLaneZeroOrUndef = true;
28515+
bool IsLoLaneAllZeroOrUndef = true;
28516+
bool IsHiLaneAllZeroOrUndef = true;
2851728517
for (auto [Idx, Val] : enumerate(B->ops())) {
2851828518
if ((Idx % NumEltsPerLane) >= (NumEltsPerLane / 2))
28519-
IsHiLaneZeroOrUndef &= isNullConstantOrUndef(Val);
28519+
IsHiLaneAllZeroOrUndef &= isNullConstantOrUndef(Val);
2852028520
else
28521-
IsLoLaneZeroOrUndef &= isNullConstantOrUndef(Val);
28521+
IsLoLaneAllZeroOrUndef &= isNullConstantOrUndef(Val);
2852228522
}
28523-
if (!(IsLoLaneZeroOrUndef || IsHiLaneZeroOrUndef)) {
28523+
if (!(IsLoLaneAllZeroOrUndef || IsHiLaneAllZeroOrUndef)) {
2852428524
SDValue Mask = DAG.getBitcast(VT, DAG.getConstant(0x00FF, dl, ExVT));
2852528525
SDValue BLo = DAG.getNode(ISD::AND, dl, VT, Mask, B);
2852628526
SDValue BHi = DAG.getNode(X86ISD::ANDNP, dl, VT, Mask, B);

0 commit comments

Comments
 (0)